M. Owaida et al., “Enhancing Design Space Exploration by Extending CPU/GPU Specifications onto FPGAs”, ACM Transactions on Embedded Computing Systems (TECS), vol. 14, 03 vol., Art. no. 2, 2015, doi: 10.1145/2656207.
K. Krommydas, Feng, W. -chun, Owaida, M., Antonopoulos, C. D. D., and Bellas, N., “On the characterization of OpenCL dwarfs on fixed and reconfigurable platforms”, 25th IEEE International Conference on Application-specific Systems, Architectures and Processors (ASAP), 06 vol. Zurich, Switzerland, pp. 153-160, 2014, doi: 10.1109/ASAP.2014.6868650.
M. Owaida, Antonopoulos, C. D. D., and Bellas, N., “A Grammar Induction Method for Clustering of Operations in Complex FPGA Designs”, IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM), 05 vol. Boston, MA, pp. 194-201, 2014, doi: 10.1109/FCCM.2014.62.
K. Krommydas, Owaida, M., Antonopoulos, C. D. D., Bellas, N., and Feng, W. -chun, “On the Portability of the OpenCL Dwarfs on Fixed and Reconfigurable Parallel Platforms”, 19th IEEE International Conference on Parallel and Distributed Systems (ICPADS), 12 vol. Seoul, Korea (South), pp. 432-433, 2013, doi: 10.1109/ICPADS.2013.71.
G. Falcão et al., “Shortening Design Time through Multiplatform Simulations with a Portable OpenCL Golden-model: The LDPC Decoder Case”, ium on Field-Programmable Custom Computing Machines (FCCM), 04 vol. Toronto, ON, pp. 224-231, 2012, doi: 10.1109/FCCM.2012.46.
K. Theoharoulis, Antoniadis, C., Bellas, N., and Antonopoulos, C. D. D., “Implementation and Performance Analysis of SEAL Encryption on FPGA, GPU and Multi-core Processors”, IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM), 05 vol. Salt Lake City, UT, pp. 65-68, 2011, doi: 10.1109/FCCM.2011.33.
M. Owaida, Bellas, N., Daloukas, K., and Antonopoulos, C. D. D., “Synthesis of Platform Architectures from OpenCL Programs”, IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM), 05 vol. Salt Lake City, UT, pp. 186-193, 2011, doi: 10.1109/FCCM.2011.19.
I. Parnassos et al., “A programming model and runtime system for approximation-aware heterogeneous computing”, International Symposium on Field Programmable Logic and Applications (FPL), 09 vol. Ghent, Belgium, pp. 1-4, 2017, doi: 10.23919/FPL.2017.8056774.
I. Parnassos, Skrimponis, P., Zindros, G., and Bellas, N., “SoCLog: A real-time, automatically generated logging and profiling mechanism for FPGA-based Systems On Chip”, 26th International Symposium on Field Programmable Logic and Applications (FPL), 08 vol. Lausanne, Switzerland, pp. 1-4, 2016, doi: 10.1109/FPL.2016.7577372.
K. Krommydas, Feng, W. -chun, Antonopoulos, C. D. D., and Bellas, N., “OpenDwarfs: Characterization of Dwarf-Based Benchmarks on Fixed and Reconfigurable Architectures”, Journal of Signal Processing Systems, US Springer, vol. 85, 03 vol., Art. no. 3, 2016, doi: 10.1007/s11265-015-1051-z.