N. Bellas, Hajj, I. N., Polychronopoulos, C. D., and Stamoulis, G. D., “A new scheme for I-Cache energy reduction in High Performance Processors”, Power-Driven Microarchitecture Workshop, International Symposium On Computer Architecture (ISCA), 06 vol. Barcelona, Spain, 1993.
M. Curtis-Maury, Nikolopoulos, D. S., and Antonopoulos, C. D. D., “PACMAN: A PerformAnce Counters MANager for Intel Hyperthreaded Processors”, Third International Conference on the Quantitative Evaluation of Systems (QEST), 09 vol. Riverside, CA, pp. 141-144, 2006, doi: 10.1109/QEST.2006.41.
C. D. D. Antonopoulos, Nikolopoulos, D. S., and Papatheodorou, T. S., “Scheduling Algorithms with Bus Bandwidth Considerations for SMPs”, 32nd International Conference on Parallel Processing (ICPP), 10 vol. Kaohsiung, Taiwan, pp. 547-554, 2003, doi: 10.1109/ICPP.2003.1240622.
N. Bellas, Hajj, I. N., Polychronopoulos, C. D., and Stamoulis, G., “Architectural and compiler techniques for energy reduction in high-performance microprocessors”, IEEE Transactions on VLSI Systems. Special Issue on Low Power, vol. 8, 06 vol., Art. no. 3, 2000, doi: 10.1109/92.845897.
N. Bellas, Hajj, I. N., and Polychronopoulos, C. D., “Using dynamic cache management techniques to reduce energy in general purpose processors”, ΙΕEE Transactions on VLSI Systems, vol. 8, 12 vol., Art. no. 6, 2000, doi: 10.1109/92.902264.
N. Bellas, Hajj, I. N., Polychronopoulos, C. D., and Stamoulis, G. D., “Energy and Performance Improvements in Microprocessor Design Using a Loop Cache”, Proceedings of the International Symposium on Computer Design (ICCD), 10 vol. Austin, TX, pp. 378-383, 1999, doi: 10.1109/ICCD.1999.808570.
N. Bellas, Hajj, I. N., and Polychronopoulos, C. D., “Using dynamic cache management techniques to reduce energy in a high-performance processor”, International Symposium of Low Power Electronics and Design (ISLPED), 08 vol. San Diego, CA, pp. 64-69, 1999, doi: 10.1145/313817.313856.
N. Bellas, Hajj, I. N., Stamoulis, G. D., and Polychronopoulos, C. D., “Architectural and compiler support for energy reduction in the memory hierarchy of high performance microprocessors”, Proceedings of the International Symposium of Low Power Electronics and Design (ISLPED), 08 vol. Monterey, CA, pp. 70-75, 1998, doi: 10.1145/280756.280788.
M. Curtis-Maury, Blagojevic, F., Antonopoulos, C. D. D., and Nikolopoulos, D. S., “Prediction-Based Power-Performance Adaptation of Multithreaded Scientific Codes”, IEEE Transactions on Parallel and Distributed Systems (TPDS), vol. 19, 10 vol., Art. no. 10, 2008, doi: 10.1109/TPDS.2007.70804.
M. Curtis-Maury, Antonopoulos, C. D. D., and Nikolopoulos, D. S., “A comparison of online and offline strategies for program adaptation”, 45th Annual Southeast Regional Conference, 03 vol. Winston-Salem, NC, pp. 162-167, 2007, doi: 10.1145/1233341.1233371.