N. Bellas, Hajj, I. N., Polychronopoulos, C. D., and Stamoulis, G. D., “A new scheme for I-Cache energy reduction in High Performance Processors”, Power-Driven Microarchitecture Workshop, International Symposium On Computer Architecture (ISCA), 06 vol. Barcelona, Spain, 1993.

N. Bellas, Hajj, I. N., Stamoulis, G. D., and Polychronopoulos, C. D., “Architectural and compiler support for energy reduction in the memory hierarchy of high performance microprocessors”, Proceedings of the International Symposium of Low Power Electronics and Design (ISLPED), 08 vol. Monterey, CA, pp. 70-75, 1998, doi: 10.1145/280756.280788.

N. Bellas, Hajj, I. N., Polychronopoulos, C. D., and Stamoulis, G., “Architectural and compiler techniques for energy reduction in high-performance microprocessors”, IEEE Transactions on VLSI Systems. Special Issue on Low Power, vol. 8, 06 vol., Art. no. 3, 2000, doi: 10.1109/92.845897.

N. Bellas, Hajj, I. N., and Polychronopoulos, C. D., “Using dynamic cache management techniques to reduce energy in general purpose processors”, ΙΕEE Transactions on VLSI Systems, vol. 8, 12 vol., Art. no. 6, 2000, doi: 10.1109/92.902264.

N. Bellas, Hajj, I. N., Polychronopoulos, C. D., and Stamoulis, G. D., “Energy and Performance Improvements in Microprocessor Design Using a Loop Cache”, Proceedings of the International Symposium on Computer Design (ICCD), 10 vol. Austin, TX, pp. 378-383, 1999, doi: 10.1109/ICCD.1999.808570.

N. Bellas, Hajj, I. N., and Polychronopoulos, C. D., “An analytical, transistor-level energy model for SRAM-based caches”, International Symposium of Circuits and Systems (ISCAS), 06 vol. Orlando, FL, pp. 198-201, 1999, doi: 10.1109/ISCAS.1999.780129.

N. Bellas, Hajj, I. N., and Polychronopoulos, C. D., “Using dynamic cache management techniques to reduce energy in a high-performance processor”, International Symposium of Low Power Electronics and Design (ISLPED), 08 vol. San Diego, CA, pp. 64-69, 1999, doi: 10.1145/313817.313856.