G. Falcão et al., “Shortening Design Time through Multiplatform Simulations with a Portable OpenCL Golden-model: The LDPC Decoder Case”, ium on Field-Programmable Custom Computing Machines (FCCM), 04 vol. Toronto, ON, pp. 224-231, 2012, doi: 10.1109/FCCM.2012.46.
K. Theoharoulis, Antoniadis, C., Bellas, N., and Antonopoulos, C. D. D., “Implementation and Performance Analysis of SEAL Encryption on FPGA, GPU and Multi-core Processors”, IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM), 05 vol. Salt Lake City, UT, pp. 65-68, 2011, doi: 10.1109/FCCM.2011.33.
M. Owaida, Bellas, N., Daloukas, K., and Antonopoulos, C. D. D., “Synthesis of Platform Architectures from OpenCL Programs”, IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM), 05 vol. Salt Lake City, UT, pp. 186-193, 2011, doi: 10.1109/FCCM.2011.19.
M. Owaida et al., “Implementation and Performance Comparison of the Motion Compensation Kernel of the AVS Video Decoder on FPGA, GPU and Multicore Processors”, IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM), 05 vol. Salt Lake City, UT, p. 255, 2011, doi: 10.1109/FCCM.2011.32.
M. Owaida, Bellas, N., Antonopoulos, C. D. D., Daloukas, K., and Antoniadis, C., “Massively parallel programming models used as hardware description languages: The OpenCL case”, International Conference on Computer-Aided Design (ICCAD), 11 vol. San Jose, CA, pp. 326-333, 2011, doi: 10.1109/ICCAD.2011.6105349.
K. Daloukas, Antonopoulos, C. D. D., Bellas, N., and Chai, S. M., “Fisheye lens distortion correction on multicore and hardware accelerator platforms”, 24th International Parallel and Distributed Processing Symposium (IPDPS), 04 vol. Atlanta, GA, pp. 1-10, 2010, doi: 10.1109/IPDPS.2010.5470360.
N. Bellas, Chai, S. M., Dwyer, M., and Linzmeier, D., “Real-Time Fisheye Lens Distortion Correction Using Automatically Generated Streaming Accelerators”, IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM), 04 vol. Napa Valley, CA, pp. 149-156, 2009, doi: 10.1109/FCCM.2009.16.
I. Parnassos et al., “A programming model and runtime system for approximation-aware heterogeneous computing”, International Symposium on Field Programmable Logic and Applications (FPL), 09 vol. Ghent, Belgium, pp. 1-4, 2017, doi: 10.23919/FPL.2017.8056774.
I. Parnassos, Skrimponis, P., Zindros, G., and Bellas, N., “SoCLog: A real-time, automatically generated logging and profiling mechanism for FPGA-based Systems On Chip”, 26th International Symposium on Field Programmable Logic and Applications (FPL), 08 vol. Lausanne, Switzerland, pp. 1-4, 2016, doi: 10.1109/FPL.2016.7577372.
K. Krommydas, Feng, W. -chun, Antonopoulos, C. D. D., and Bellas, N., “OpenDwarfs: Characterization of Dwarf-Based Benchmarks on Fixed and Reconfigurable Architectures”, Journal of Signal Processing Systems, US Springer, vol. 85, 03 vol., Art. no. 3, 2016, doi: 10.1007/s11265-015-1051-z.